Top Tech Jobs & Startup Jobs

The Reliability Test Engineer will develop and execute test strategies and protocols for Aeva's 4D LiDAR systems. Responsibilities include conducting various reliability tests, diagnosing issues, managing lab instrumentation, automating test setups, analyzing results, and collaborating with engineering teams to implement design changes.

The Staff Design Verification Engineer will verify DSP designs for SoCs and FPGAs using advanced verification techniques. Responsibilities include developing verification environments, testbenches, and performing functional coverage analysis. This role requires collaboration with cross-functional teams to ensure high-quality delivery of DSP IPs on time, while continuously improving verification processes.

Engineering Project Specialists play a critical role in supporting new hardware product development by creating and maintaining BOMs and managing material procurement. Responsibilities include processing engineering change orders, overseeing component material availability, leading contract manufacturing teams, and supervising material logistics for new product development builds.

The Staff SoC Design Engineer will develop sub-components of the SoC CPU complex for Aeva's 4-D Lidar processing chip, integrating third-party IP and ensuring functionality and performance meet targets. The role requires debugging, collaborating with teams, and implementing advanced methodologies for continuous improvement.

Lead a team in the verification of advanced ARM-based SoCs for perception applications using 4-D Lidar. Architect and develop verification environments and test plans, ensuring high-quality delivery through collaboration and coverage analysis.

Design and implement real-time applications on ARM processors, develop multi-threaded applications in C/C++, debug issues, and participate in software process documentation and peer reviews.

As a Staff Design Engineer, you will work on the RTL design and development of signal processing for Aeva's Lidar processing chip, focusing on creating sub-components, coding RTL, and ensuring the SOC meets its performance and power requirements while collaborating with cross-functional teams.