Get the job you really want

Top Tech Jobs & Startup Jobs

22+ Job Results
3 Days Ago
2 Locations
Hybrid
287 Employees
Expert/Leader
287 Employees
Expert/Leader
Software
The Silicon Physical Design Verification Manager will develop PDV methodology and infrastructure for verifying large SoCs, ensuring quality integration across design teams and driving convergence at both full chip and sub-block levels, while managing a team of engineers to meet project milestones.
3 Days Ago
Fort Collins, CO, USA
Hybrid
287 Employees
Expert/Leader
287 Employees
Expert/Leader
Software
Seeking a Senior Memory Design Engineer with 10 years of custom circuit design experience to drive the design and development of SRAM, register file, and custom cells for high performance and low power designs. Responsibilities include working with microarchitecture team, conducting PPA analysis, design equivalence checking, collaborating with CPU and SoC physical design teams, and interacting with technology and CAD teams.
3 Days Ago
Santa Clara, CA, USA
Hybrid
287 Employees
Senior level
287 Employees
Senior level
Software
Responsible for internal interconnect architecture specification and performance optimization. Collaborate with Silicon team members and industry consortiums. Develop, assess, and refine architecture to meet power, performance, and timing goals.
3 Days Ago
Austin, TX, USA
Hybrid
287 Employees
190K-215K Annually
Senior level
287 Employees
190K-215K Annually
Senior level
Software
The Senior Memory Design Engineer will develop custom SRAM and register file memories to enhance circuit performance while optimizing power. Responsibilities include designing custom circuits, conducting PPA analysis, collaborating with various teams for design implementation, and ensuring high-quality design collateral. A solid background in circuit design and low power techniques is essential.
3 Days Ago
Austin, TX, USA
Hybrid
287 Employees
Senior level
287 Employees
Senior level
Software
The Fabric/Interconnect Architect will design and specify internal interconnect architectures for computing platforms, focusing on both coherent and non-coherent interconnects. They will collaborate with the silicon team on performance, power, and area specifications, ensuring high-level architectural goals are met through detailed design and validation plans.
3 Days Ago
2 Locations
Hybrid
287 Employees
Entry level
287 Employees
Entry level
Software
As a Post-Silicon Power Engineer, you will analyze workloads and their power dissipation, measure silicon power dissipation, improve power/performance ratios, and collaborate with cross-functional teams. Responsibilities include conducting power measurements and debugging system-level performance.
3 Days Ago
2 Locations
Hybrid
287 Employees
Senior level
287 Employees
Senior level
Software
As Fabric/Interconnect Architect, you will develop and specify internal interconnect architecture, covering both coherent and non-coherent systems. You will collaborate with the Silicon team to ensure power, performance, and area requirements are met while reviewing validation plans for functionality and performance.
3 Days Ago
2 Locations
Hybrid
287 Employees
Entry level
287 Employees
Entry level
Software
The DFT Engineer role involves defining strategies for DFT design, creating test structures, and collaborating with various teams to ensure compliance with DFT requirements. Responsibilities also include validating designs, designing DFT features, and debugging.
3 Days Ago
2 Locations
Hybrid
287 Employees
Senior level
287 Employees
Senior level
Software
The Senior Memory Design Engineer will develop custom SRAM and register file memories while optimizing performance and power. Responsibilities include circuit design from scratch, working with the microarchitecture team, conducting sizing estimates, collaborating with various teams, and ensuring quality in design collateral.
3 Days Ago
2 Locations
Hybrid
287 Employees
Senior level
287 Employees
Senior level
Software
As a Memory Subsystem Architect, you will specify memory subsystem architecture, working closely with software and silicon teams to define performance, power, and area requirements. Your role involves collaborating with industry groups and memory vendors, contributing to micro-architecture specifications, and conducting technical investigations for validation.
All Filters
Date Posted
Job Category
Experience
Industry
Company Name
Company Size