Get the job you really want.

Top Tech Jobs & Startup Jobs

25 Days Ago
Hybrid
Austin, TX, USA
Mid level
Mid level
Software
The role involves verifying DDR and HBM memory subsystems by developing test plans, integrating VIPs, and collaborating with design teams and vendors.
Top Skills: Systemverilog,Uvm
25 Days Ago
Hybrid
Santa Clara, CA, USA
Mid level
Mid level
Software
As a memory subsystem design verification engineer, you'll verify DDR and HBM memory designs, develop test plans, and work on emulation support.
Top Skills: DdrHbmSystemverilogUvm
All Filters
Date Posted
Job Category
Experience
Industry
Company Name
Company Size

Sign up now Access later

Create Free Account