Principal Design Verification Engineer

Posted Yesterday
Be an Early Applicant
Toronto, ON
Senior level
Big Data • Information Technology
The Role
Seeking Principal Design Verification Engineer with extensive experience in verification using UVM and C/C++. Responsibilities include automating verification processes, developing tests, and collaborating with RTL designers.
Summary Generated by Built In

Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe®, CXL®, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable. Inspired by trusted relationships with hyperscalers and the data center ecosystem, we are an innovation leader delivering products that are flexible and interoperable. Discover how we are transforming modern data-driven applications at www.asteralabs.com. 

Job Description

We are looking for Principal Design Verification Engineers with proven experience in all aspects of verification in UVM and C/C++. The candidate must have experience using high level programming languages such as C/C++ to communicate with System Verilog and/or UVM based environments to aid RTL simulation, CoSimulation and Emulation.

Basic qualifications:

  • Strong academic and technical background in electrical engineering. At minimum, a Bachelor’s in EE is
    required, and a Maser’s is preferred.
  • ≥8 years’ experience supporting or developing complex SoC/silicon products for Server, Storage, and/or
    Networking applications.
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, to plan and prepare for
    customer meetings in advance, and to work with minimal guidance and supervision.
  • Entrepreneurial, open-mind behavior and can-do attitude. Think and act fast with the customer in mind!
  • Authorized to work in Canada and start immediately.

Required Experience

  • Experience with integrating C/C++ in System Verilog environments using DPI/PLI
  • Ability to use scripting tools (Perl/Python) to automate verification infrastructure.
  • Experience in developing infrastructure and tests in a hybrid directed and constrained random
    environments
  • Must be able to work independently to develop test-plans, and related test-sequences in UVM to
    generate stimuli and work collaboratively with RTL designers to debug failures.
  • Develop user-controlled random constraints in transaction-based verification methodology. Experience
    writing assertions, cover properties and analyzing coverage data
  • Must have prior experience using Verification IPs from 3rd party vendors for communication protocols
    such as PCI-Express (Gen-3 and above), Ethernet, Infiniband, DDR, NVMe, USB, etc.
  • Develop VIP abstraction layers to simplify and scale verification deployments

Preferred Experience

  • S/W debugging for SoC based designs in the area of kernel/device-drivers/u-boot
  • Physical Layer, Link Layer and Transaction Layer verification expertise in PCIe protocol.
  • Experience in memory technologies like DDR4/DDR5/HBM.
  • Experience with FPGA-based verification/emulation.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Top Skills

C/C++
Ddr
Ethernet
Fpga
Infiniband
Nvme
Pci-Express
Perl
Python
System Verilog
Usb
Uvm
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Santa Clara, CA
148 Employees
On-site Workplace
Year Founded: 2017

What We Do

Astera Labs Inc., a fabless semiconductor company headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout the data center.

Partnering with leading processor vendors, cloud service providers, seasoned investors, and world-class manufacturing companies, Astera Labs is helping customers remove performance bottlenecks in data-intensive systems that are limiting the true potential of applications such as artificial intelligence and machine learning.

The company’s product portfolio includes system-aware semiconductor integrated circuits, boards, and services to enable robust CXL, PCIe, and Ethernet connectivity.

Similar Jobs

Remote
12 Locations
27 Employees

BuildOps Logo BuildOps

Backend Engineer

Cloud • Mobile • Software
Hybrid
Toronto, ON, CAN
300 Employees

Magna International Logo Magna International

Quality Engineering Coordinator

Automotive • Hardware • Robotics • Software • Transportation • Manufacturing
Hybrid
St. Thomas, ON, CAN
171000 Employees

KUBRA Logo KUBRA

Data Quality Engineer

Artificial Intelligence • eCommerce • Information Technology • Mobile • Payments • App development • Utilities
Easy Apply
Hybrid
Mississauga, ON, CAN
600 Employees

Similar Companies Hiring

Jobba Trade Technologies, Inc. Thumbnail
Software • Professional Services • Productivity • Information Technology • Enterprise Web • Consulting • Cloud
Chicago, IL
45 Employees
InCommodities Thumbnail
Renewable Energy • Machine Learning • Information Technology • Energy • Automation • Analytics
Austin, TX
234 Employees
HERE Technologies Thumbnail
Software • Logistics • Internet of Things • Information Technology • Computer Vision • Automotive • Artificial Intelligence
Amsterdam, NL
6000 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account