CPU Design Engineer (Memsys/RISC-V/Out-of-Order cores)

Posted Yesterday
Be an Early Applicant
5 Locations
Junior
Hardware • Automation
The Role
As a CPU Design Engineer, you will design and develop next-generation CPU architectures, focusing on Out-of-Order cores and memory subsystems. Responsibilities include working on complex designs, collaborating with cross-functional teams, and utilizing proprietary tools like CodAL. You will also optimize modules for specific power, performance, and area (PPA) targets while applying your knowledge of hardware description languages and design synthesis flows.
Summary Generated by Built In

Description
Your role:

Join our team as a CPU Design Engineer and collaborate with our IP team, working closely with from the French Design Center, from the Barcelona Design Center, and CPU Architects based in the UK - , , etc.

Your primary focus will be on the recently launched Out-of-Order core project and memory subsystems. You will also have the opportunity to contribute to cutting-edge design projects, participate in the development of next-generation architectures, and work with our proprietary CodAL language.

Requirements
What we need:
  • Good knowledge of modern CPU architectures (ideally RISC-V) and micro-architectures, or alternatively track of records in the design of complex pipelined designs
  • Hands-on experience with at least one Hardware Description Language (preferably - Verilog/SystemVerilog)
  • Good knowledge of Out-of-Order core development and multicore cache coherence
  • Understanding of the CHI protocol
  • Sharp understanding of physical implications when designing at a higher level of abstraction (digital design synthesis and implementation flow)
  • Skills to design and optimize a module around a given PPA point
  • Practical expertise in versioning tools (preferably git)
  • Proficiency in scripting languages (Shell, Python, Tcl)
  • Practical usage of Linux
  • Proficiency in digital design synthesis and implementation flow
Benefits
Who is Codasip:

We believe Codasip is the most innovative processor solutions company. We take pride in designing and developing cutting-edge, high-performance, and energy-efficient CPU cores from scratch, and our own automated proprietary tools to fully customize them. We give our customers a unique competitive advantage by empowering their system-on-chip developers to build the most innovative products.

Our processor cores are based on the RISC-V open architecture. The potential for customizing RISC-V is unlocked with the Codasip Custom Compute approach: our unique architecture description language, CodAL, and the powerful automated processor design tool, Codasip Studio. These are at the heart of our unique and groundbreaking RISC-V processor solutions.

What’s in it for you?

Joining Codasip’s IP domain (CPU Design Team)  is a chance to challenge yourself to work on complicated projects and apply your ideas to how we do processor architecture and design. The best candidates for us are decisive, proactive, comfortable with ambiguity, opinionated yet collaborative and passionate about continuous improvement as we scale up and disrupt the semiconductor industry.

We can offer you a chance to grow by providing variety in your day-to-day, autonomy to be creative with solutions in your role and really make a direct impact on the future custom compute revolution.

Some useful links:

Top Skills

Python
Risc-V
Shell
Systemverilog
Tcl
Verilog
The Company
HQ: Munich
229 Employees
On-site Workplace
Year Founded: 2014

What We Do

Codasip is a processor solutions company which helps developers to differentiate their products. We are Europe’s leading RISC-V company with a global presence. Billions of chips already use our technology.

In today’s technology market, differentiation is everything. The difference between success and failure. And, in chip design, this difference is quite literally wafer thin. With increasing transistor costs, your developers can no longer rely on semiconductor scaling and legacy processors to achieve your goals. The only way forward is to implement custom compute with designs tailored to your applications.

We deliver custom compute through the combination of the open RISC-V ISA, Codasip Studio processor design automation and high-quality processor IP. Our innovative approach lets you easily customize and differentiate your designs. You can develop high-performing, and game-changing products that are truly transformational.

Founding member of RISC-V International.
Founding member of the CHERI Alliance.

Similar Jobs

SAP LeanIX Logo SAP LeanIX

Senior Fullstack Engineer (f/m/d) - Angular/Kotlin

Cloud • Information Technology • Sales • Software
Easy Apply
Hybrid
4 Locations
700 Employees

Qualtrics Logo Qualtrics

Senior Solution Engineer

Artificial Intelligence • Information Technology • Natural Language Processing • Software • Business Intelligence • Generative AI
Munich, Bavaria, DEU
5000 Employees

Dynatrace Logo Dynatrace

Digital Experience Monitoring - Solutions Engineer

Artificial Intelligence • Big Data • Cloud • Information Technology • Software • Big Data Analytics • Automation
Remote
Hybrid
Munich, Bavaria, DEU
4700 Employees

Dynatrace Logo Dynatrace

Senior Solutions Engineer - Log Management and Analytics

Artificial Intelligence • Big Data • Cloud • Information Technology • Software • Big Data Analytics • Automation
Remote
Hybrid
Munich, Bavaria, DEU
4700 Employees

Similar Companies Hiring

InCommodities Thumbnail
Renewable Energy • Machine Learning • Information Technology • Energy • Automation • Analytics
Austin, TX
234 Employees
Quantum Rise Thumbnail
Software • Professional Services • Natural Language Processing • Machine Learning • Consulting • Automation • Artificial Intelligence
Chicago, Illinois
17 Employees
True Anomaly Thumbnail
Software • Machine Learning • Hardware • Defense • Artificial Intelligence • Aerospace
Colorado Springs, CO
131 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account