Codasip is building a team to develop Chiplets based on our advanced RISC-V processor cores. We are architecting, designing, implementing, and fabricating high-performance silicon Chiplets using advanced process nodes for use in System in Package solutions. We will have a core team of Codasip engineers who own the whole process, from the architecture to bring up of these Chiplets utilizing the outsource engineering service companies to enable rapid scaling of capability. Providing ‘hand in glove’ guidance for the governance of this outsource work will be a key component of the job.
YOUR ROLE:
- Defining and reviewing overall Chiplet architecture and/or the architecture of major Chiplet subsystems.
- Reviewing of and feedback about design, verification, production test, and physical implementation specifications and processes delivered by our outsource design partners.
- Evaluation and selection of key third party IP for use in the Chiplet.
- Input into design processes, and management activities for planning and schedule estimations.
REPORTING TO:
- (Chiplet Engineering Director)
YOU SHOULD HAVE:
- Over 10 years recent and relevant experience of System on Chip design or verification or implementation
- Exposure to more than one of the stages of development: initial concept, specification, architecture, design, integration, verification, implementation, design for test, power and timing/performance analysis, power optimisation, test engineering, tape-out, documentation and support
- Analytical thinking, self-sufficiency, team collaboration
- Hands-on experience with one or more of the stages of SoC development
- User knowledge of Linux
- Knowledge of versioning tools (Git, SVN)
- Knowledge of scripting languages (Shell, Bash, Python)
- Ability to work across teams to debug issues and find root causes
NICE-TO-HAVE:
- Experience of outsource relationships (from either side)
- Advanced knowledge of computer systems and architecture
- Knowledge of high level programming languages such as C/C++ and/or assembly language programming
- Experience of Linux as a software developer, especially multiprocessor Linux and high Performance Compute environments
- Experience in embedded operating systems, device drivers, microprocessor and embedded system hardware architectures
ABOUT CODASIP:
We believe Codasip is the most innovative processor solutions company. We take pride in designing and developing cutting-edge, high-performance, and energy-efficient CPU cores from scratch, and our own automated proprietary tools to fully customize them. We give our customers a unique competitive advantage by empowering their system-on-chip developers to build the most innovative products.
Our processor cores are based on the RISC-V open architecture. The potential for customizing RISC-V is unlocked with the Codasip Custom Compute approach: our unique architecture description language, CodAL, and the powerful automated processor design tool, Codasip Studio. These are at the heart of our unique and groundbreaking RISC-V processor solutions.
Top Skills
What We Do
Codasip is a processor solutions company which helps developers to differentiate their products. We are Europe’s leading RISC-V company with a global presence. Billions of chips already use our technology.
In today’s technology market, differentiation is everything. The difference between success and failure. And, in chip design, this difference is quite literally wafer thin. With increasing transistor costs, your developers can no longer rely on semiconductor scaling and legacy processors to achieve your goals. The only way forward is to implement custom compute with designs tailored to your applications.
We deliver custom compute through the combination of the open RISC-V ISA, Codasip Studio processor design automation and high-quality processor IP. Our innovative approach lets you easily customize and differentiate your designs. You can develop high-performing, and game-changing products that are truly transformational.
Founding member of RISC-V International.
Founding member of the CHERI Alliance.
_0.png)
