Principal Engineer: High performance Out of Order RISC-V CPU cores

Posted Yesterday
Be an Early Applicant
Bengaluru, Karnataka
Senior level
Software
The Role
The role involves optimizing RISC-V CPU implementations from RTL to GDSII, focusing on achieving performance, power, and area goals while collaborating with design teams.
Summary Generated by Built In

About SiFive

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.  

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions.  Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. 

Are you ready?  

To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.

Job Description:

 

As a Physical Design Engineer in the Implementation team, you will contribute to the development of industry-leading CPU IP to support the SiFive vision of enabling chip design by anyone. We are looking for people who are as excited as we are about working in a fast-paced dynamic environment to bring new hardware IP to market quickly, with high quality and exceptional performance.

 

Responsibilities

  • Implementing and optimizing our broad portfolio of RISC-V CPU's from RTL to GDSII.

  • Closing ambitious performance, power, and area (PPA) goals at block and/or CPU level.

  • Collaborating with the microarchitecture and RTL teams to optimize PPA trade offs.

  • Contributing to physical implementation flow development to drive best-in-class automation and PPA.

Requirements

  • Good understanding of CPU microarchitecture, CMOS design & Digital Circuits

  • Ability to work well with others and a belief that engineering is a team sport

  • Bachelor’s or Master’s degree in Electrical Engineering or Computer Engineering

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

India

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

Top Skills

Cmos
Gdsii
Risc-V
Rtl
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: San Mateo, CA
552 Employees
On-site Workplace
Year Founded: 2015

What We Do

The heart of SiFive is RISC-V! SiFive creates the building blocks of RISC-V-based IP that are the inevitable innovative reimagining of every computing platform.

Similar Jobs

ZS Logo ZS

Consultant - Architecture & Engineering /ML

Artificial Intelligence • Healthtech • Professional Services • Analytics • Consulting
Hybrid
3 Locations
13000 Employees
Hybrid
Bengaluru, Karnataka, IND
289097 Employees
Hybrid
Bengaluru, Karnataka, IND
289097 Employees

Capital One Logo Capital One

Senior Manager, Software Engineering (Software Solutions)

Fintech • Machine Learning • Payments • Software • Financial Services
Hybrid
Bengaluru, Karnataka, IND
55000 Employees

Similar Companies Hiring

True Anomaly Thumbnail
Software • Machine Learning • Hardware • Defense • Artificial Intelligence • Aerospace
Colorado Springs, CO
131 Employees
Caliola Engineering Thumbnail
Software • Machine Learning • Hardware • Defense • Data Privacy • App development • Aerospace
Colorado Springs, CO
53 Employees
Red 6 Thumbnail
Virtual Reality • Software • Hardware • Defense • Aerospace
Orlando, Florida
113 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account