Senior Engineer - Physical Design Engineer - HIG HBM

For more than 45 years, Micron Technology, Inc. has redefined innovation with the world’s most advanced memory and semiconductor technologies. We’re an international team of visionaries and scientists, developing groundbreaking technologies that are transforming how the world uses information to enrich life.

As a Senior Physical Design Engineer, you will be an integral part of our  HBM Team in Hyderabad, India, responsible for designing and developing complex Application-Specific Integrated Circuits to meet our product's specifications and requirements for High Bandwidth Memories,  working for intensive applications such as artificial intelligence and high performance computing solution. Your expertise will contribute to the successful realization of cutting-edge semiconductor products, enabling our company to maintain its competitive edge in the industry.

Role and Responsibilities

• Design IPs or Hierarchical blocks solutions for high-performance and low-power applications, collaborating with cross-functional teams to define project requirements.
• Conduct feasibility studies and create detailed IPs or Hierarchical blocks design specifications, ensuring alignment with project goals and objectives.
• Enable Place and route ,clock tree synthesis capabilities for the SoC Integration.
• Implement and optimize digital designs using hardware description languages (HDLs) like Verilog or VHDL, considering design trade-offs and performance metrics.
• Evaluate RTL coding, timing analysis, synthesis, and functional verification to ensure the correctness and robustness of the design.
• Lead and participate in verification efforts, including writing testbenches, running simulations, and debugging functional and timing issues.
• Collaborate with physical design engineers to guide and optimize the layout  to performance and power targets.
• Contribute to the evaluation and selection of third-party IP blocks to integrate into the IPs or Hierarchical blocks design . Stay up to date with the latest design methodologies, tools, and industry trends, continuously improving design practices. Mentor junior engineers, providing technical guidance and support to help them grow in their roles.

Qualification/Requirements

• 5+ years of relevant work experience in RTL to GDS focused on high-performance architectures.
• Experience in physical design, timing closure, and physical integration/signoff.
• A drive to continuously learn and expand architectural breadth and depth.
• Ability to evaluate microarchitectural options for tradeoffs across design, verification, and PD.
• Experience interconnecting and analyzing complex microarchitectural structures and subsystems.
• Proven experience in IPs or Hierarchical blocks design, ideally with a focus on complex digital systems and high-performance computing.
• Proficiency in hardware description languages (HDLs) such as Verilog or VHDL, and familiarity with EDA tools for synthesis and verification.
• Strong understanding of design methodologies, including RTL coding, functional verification, and timing closure.
• Familiarity with scripting languages (e.g., Python, Perl) for automating design tasks is a plus.
• Excellent problem-solving and analytical skills, with a keen attention to detail.
• Ability to work effectively in a team-oriented and fast-paced environment.
• Effective communication and interpersonal skills, with the ability to collaborate with cross-functional teams.

Education

BE or MTech in Electronic/VLSI Engineering

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.