RTL Digital Design Engineer, Senior Staff

Posted Yesterday
Be an Early Applicant
Bangalore, Bengaluru, Karnataka
Senior level
Artificial Intelligence • Machine Learning • Software
The Role
Responsible for the micro-architecture and design of high-speed IO interfaces and high-performance PCIe Gen5 modules. Involves RTL design, verification, and participation in silicon validation, ensuring compatibility with industry standards and efficiency.
Summary Generated by Built In

At d-Matrix, we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible. Our culture is one of respect and collaboration.

We value humility and believe in direct communication. Our team is inclusive, and our differing perspectives allow for better solutions. We are seeking individuals passionate about tackling challenges and are driven by execution.  Ready to come find your playground? Together, we can help shape the endless possibilities of AI. 

Location:

Hybrid, working onsite at our Bangalore, India headquarters 3 days per week.

The role: RTL Digital Design Engineer, Principal

What you will do:

  • Be responsible for the micro-architecture and design of the High-speed IO interfaces.

  • Lead the design and implementation of high-performance PCIe Gen5 and beyond interface modules, ensuring compatibility with industry standards and seamless integration into overall system architecture.

  • Own design, document, execute and deliver fully verified, high performance, area and power efficient RTL to achieve the design targets and specifications.

  • Design of micro-architecture and RTL, synthesis, logic and timing verification using leading edge CAD tools and semiconductor process technologies.

  • Design and Implement logic functions that enable efficient test and debug.

  • Participate in silicon bring-up and validation for blocks owned.

What you will bring:

Minimum:

  • BSEE 8+ years of meaningful work experience / Master’s degree preferred in electrical engineering, Computer Engineering or Computer Science with 5 years of meaningful work experience.

  • Experience in micro-architecture and RTL development (Verilog/System Verilog), focused on Processor, Digital Signal Processing blocks.

  • Exposure to Mixed-signal designs, Computer Architecture & Arithmetic is required.

  • Good understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis.

  • Strong interpersonal skills and an excellent teammate.

#LI-BP1

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Top Skills

Asic Design Tools
Pcie Gen5
System Verilog
Verilog
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: Santa Clara, CA
102 Employees
On-site Workplace

What We Do

d-Matrix is building a new way of doing datacenter AI inferencing using in-memory computing (IMC) techniques with chiplet level scale-out interconnects. Founded in 2019, d-Matrix has attacked the physics of memory-compute integration using innovative circuit techniques, ML tools, software and algorithms; solving the memory-compute integration problem, which is the final frontier in AI compute efficiency.

Similar Jobs

Bangalore, Bengaluru, Karnataka, IND
20292 Employees

Astera Labs Logo Astera Labs

Senior Digital Design Engineer - SOC

Big Data • Information Technology
Bengaluru, Karnataka, IND
148 Employees
Bangalore, Bengaluru Urban, Karnataka, IND
20292 Employees
Bengaluru, Bengaluru Urban, Karnataka, IND
7216 Employees

Similar Companies Hiring

True Anomaly Thumbnail
Software • Machine Learning • Hardware • Defense • Artificial Intelligence • Aerospace
Colorado Springs, CO
131 Employees
Caliola Engineering Thumbnail
Software • Machine Learning • Hardware • Defense • Data Privacy • App development • Aerospace
Colorado Springs, CO
53 Employees
Red 6 Thumbnail
Virtual Reality • Software • Hardware • Defense • Aerospace
Orlando, Florida
113 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account