- Senior DFT engineer with 10+ yrs experience in SoC DfT implementation and verification of scan architectures, JTAG, memory BIST, ATPG, LBIST.
- BE/ME/B.Tech/M.Tech from reputed institutes with 1st class degree and minimum of 5yrs of relevant industry experience
- The engineer should be well versed in Post Si Debug, Verilog/VHDL RTL coding, experienced in using Mentor DfT tools and Cadence tools.
- The engineer needs to have hands-on experience in scan insertion, JTAG, LBIST, ATPG DRC and coverage analysis, Simulation debug with timing/SDF.
- Must have worked on one SoC at least, from start to end.
- Must be proactive, collaborative and detail-oriented capable of exercising independent judgment
- The engineer with experience on debug and root cause the problem in simulation failures
- Self-motivation, flexibility, with strong interpersonal skills. Effective communication skills, oral and written skills
- Show an engaged curiosity, a will to understand the mechanisms behind the effects, an eagerness to constantly learn and improve
More information about NXP in India...
#LI-2734
Top Skills
What We Do
NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer and more sustainable world through innovation. As a world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets. Built on more than 60 years of combined experience and expertise, the company has approximately 34,500 employees in more than 30 countries and posted revenue of $13.21 billion in 2022. Find out more at www.nxp.com.
Privacy Policy: https://www.nxp.com/company/about-nxp/privacy-policy-for-social-media-pages:PRIVACY-POLICY-SOCIAL-MEDIA
