Layout Engineer

Posted 2 Days Ago
Be an Early Applicant
Yishun
Mid level
Semiconductor
The Role
The Layout Engineer is responsible for layout design, verification, and adherence to guidelines for quality layouts, requiring experience in custom and analog design.
Summary Generated by Built In

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Responsible to understand and apply all necessary layout guidelines (standard cells, I/O), new process rules and other technical requirements for quality layout. 

Schedule time-line & layout floor-planning

Complete quality layout and verification within planned schedule (without supervision for experienced engineer)

Get up to speed quickly for new methodologies, open to new ideas and communicate well with others in the library team

Skill Set / Requirements:

Strong layout knowledge with a minimum of 3 to 4 years of experience is preferred. Fresh Bachelor Electronics engineering graduates or less than 3 years of layout experience may be considered.

Extensive experience in full custom and/or analog layout design and physical verifications includes LVS, DRC, ERC, Antenna, Electro Migration (EMIR) in CMOS process.

Good experience in Floor-planning, hierarchy layout and chip integration.

Experienced in Cadence Layout tools VIRTUOSO (XL, VXL or EXL), and CALIBRE verification tools.

Good understanding of Latch-up and ESD in CMOS process and implementation for IO layout design.

Knowledge of Script Programming and SKILL Programming would be a plus.

Self-reliant, with ability to work independently as well as a team.

Strong layout knowledge in submicron & Finfet process, e.g. 16nm, 7nm, 5nm, 3nm

Additional Skill sets for Layout leads:

Review and lead team on new technology design rules, compile documentation of layout methodology, layout flow and guidelines.

Good leadership quality on project management to lead and train a team of junior layout engineers

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

Cadence Layout Tools Virtuoso
Calibre
Cmos Process
Finfet Process
Script Programming
Skill Programming
Submicron Process
Am I A Good Fit?
beta
Get Personalized Job Insights.
Our AI-powered fit analysis compares your resume with a job listing so you know if your skills & experience align.

The Company
HQ: San Jose, CA
38,985 Employees
On-site Workplace
Year Founded: 1991

What We Do

Broadcom Inc. (NASDAQ: AVGO) is a global technology leader that designs,
develops and supplies semiconductor and infrastructure software solutions.

Similar Jobs

Singapore, SGP
6500 Employees
Singapore, SGP
6500 Employees
Singapore, SGP
6500 Employees
Singapore, SGP
6500 Employees

Similar Companies Hiring

HRL Laboratories Thumbnail
Software • Semiconductor • Machine Learning • Hardware • Computer Vision
Malibu, CA
1050 Employees

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account