Broadcom Inc.

ICB3-Senior Design Engineer

Posted Yesterday

Be an Early Applicant

Electronics City, Bangalore, Karnataka

Senior level

Semiconductor

The Role

The Senior Design Engineer will work primarily on RTL development and verification for digital memory subsystems. Responsibilities include DFT insertion, static timing analysis, and creating verification suites using OVM and UVM methodologies while collaborating with cross-functional teams to ensure timing closure.

Summary Generated by Built In

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom Central Engineering team is looking for a Mutiskilled PNR, STA, RTL /DFT Engineer. The Successful candidate will work in one or more domains of RTL, Verification, PNR, DFT and STA for Complex Memory, IO subsystems, ARM processor Blocks including BIST. It is great Opportunity and challenging role for the people who wants to gain in depth knowledge on end to end Chip development flow from RTL to GDS2 with Deeper Expertise in DFT and Memory BIST.

Memory/IO Subsystem RTL, DFT, PNR/STA Designer

RTL development and Verification for Digital, Memory Subsystems including BIST. DFT Insertion and Verification signoff for IO, ARM-PNR, Memory Digital Subsystems with Tessent/Embedded MBIST RTL to GDS2 flow development in 5FF, and below technology for the Automation for Complex Digital subsystems. MBIST, ATPG, RSQ Verification and sign-off. Static timing analysis, formal verification, Cross Clock Domain checks, Power/Timing sign off Verify complex Subsystems through OVM, UVM methodology, creating the Verification Suit Independently. Define the Floor Plan/placement/routing/Timing constraints in ICC for Complex blocks including Memory BIST to achieve correct by construct DRC/LVS and timing closure Define and standardize STA recipe by interacting with BUs/Central Recipe team to drive Seamless timing closure for broader subsystems. Interact with the Cross functional IP teams, Flow teams, (Synthesis/STA/DNE) to close the loop in timing violations/DRC/LVS. ICC/Synthesis/STA constraints automation to achieve predictable timing closure correct by construct DRC/LVS through automation with minimal randomness.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.